<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=windows-1252">
</head>
<body bgcolor="#FFFFFF" text="#000000">
a really good news !<br>
Thy !<br>
<br>
best regards<br>
Blacky<br>
<br>
<div class="moz-cite-prefix">Am 23.02.2016 um 14:03 schrieb Efrem
Mc:<br>
</div>
<blockquote class=" cite"
id="mid_CAEhOZrer34rOLWqokimwKDj1cO3bBhpPDGZG9L4pW0_cs3WHHw_mail_gmail_com"
cite="mid:CAEhOZrer34rOLWqokimwKDj1cO3bBhpPDGZG9L4pW0+cs3WHHw@mail.gmail.com"
type="cite">
<p dir="ltr">This is good news<br>
</p>
<div class="gmail_quote">---------- Forwarded message ----------<br>
From: "Alexandre Courbot" <<a moz-do-not-send="true"
href="mailto:acourbot@nvidia.com">acourbot@nvidia.com</a>><br>
Date: Feb 23, 2016 4:56 AM<br>
Subject: [Nouveau] [GIT,PULL] Signed firmware for NVIDIA Maxwell
2 GPUs<br>
To: <<a moz-do-not-send="true"
href="mailto:linux-firmware@kernel.org">linux-firmware@kernel.org</a>><br>
Cc: "<a moz-do-not-send="true"
href="mailto:linux-tegra@vger.kernel.org">linux-tegra@vger.kernel.org</a>"
<<a moz-do-not-send="true"
href="mailto:linux-tegra@vger.kernel.org">linux-tegra@vger.kernel.org</a>>,
"<a moz-do-not-send="true"
href="mailto:nouveau@lists.freedesktop.org">nouveau@lists.freedesktop.org</a>"
<<a moz-do-not-send="true"
href="mailto:nouveau@lists.freedesktop.org">nouveau@lists.freedesktop.org</a>><br>
<br type="attribution">
Hi linux-firmware maintainers,<br>
<br>
The following changes since commit
f66eccaab7d605d433cb82e389441b21ec99b40f:<br>
<br>
Update Intel OPA hfi1 firmware (2016-02-15 08:34:16 -0500)<br>
<br>
are available in the git repository at:<br>
<br>
<a moz-do-not-send="true"
href="https://github.com/Gnurou/linux-firmware.git"
rel="noreferrer" target="_blank">https://github.com/Gnurou/linux-firmware.git</a>
secboot<br>
<br>
for you to fetch changes up to
8d1fd61a3723ab8cb6b7bfeb8be38e16282cc1ed:<br>
<br>
nvidia: Add GM20B signed firmware (2016-02-23 18:48:41 +0900)<br>
<br>
These two patches add the NVIDIA-released firmwares necessary to
enable rendering on desktop and mobile Maxwell 2 GPUs. Kernel
support is ready to be merged once this pull request is
officially accepted.<br>
<br>
Thanks!<br>
<br>
----------------------------------------------------------------<br>
Alexandre Courbot (2):<br>
nvidia: Add GM200, GM204 and GM206 signed firmware<br>
nvidia: Add GM20B signed firmware<br>
<br>
WHENCE | 61
++++++++++++++++++++++++++++++++++++-<br>
nvidia/gm200/acr/bl.bin | Bin 0 -> 832 bytes<br>
nvidia/gm200/acr/ucode_load.bin | Bin 0 -> 10144 bytes<br>
nvidia/gm200/acr/ucode_unload.bin | Bin 0 -> 1440 bytes<br>
nvidia/gm200/gr/fecs_bl.bin | Bin 0 -> 576 bytes<br>
nvidia/gm200/gr/fecs_data.bin | Bin 0 -> 1968 bytes<br>
nvidia/gm200/gr/fecs_inst.bin | Bin 0 -> 16271 bytes<br>
nvidia/gm200/gr/fecs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm200/gr/gpccs_bl.bin | Bin 0 -> 576 bytes<br>
nvidia/gm200/gr/gpccs_data.bin | Bin 0 -> 2056 bytes<br>
nvidia/gm200/gr/gpccs_inst.bin | Bin 0 -> 9768 bytes<br>
nvidia/gm200/gr/gpccs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm200/gr/sw_bundle_init.bin | Bin 0 -> 7616 bytes<br>
nvidia/gm200/gr/sw_ctx.bin | Bin 0 -> 5592 bytes<br>
nvidia/gm200/gr/sw_method_init.bin | Bin 0 -> 10800 bytes<br>
nvidia/gm200/gr/sw_nonctx.bin | Bin 0 -> 1440 bytes<br>
nvidia/gm204/acr/bl.bin | 1 +<br>
nvidia/gm204/acr/ucode_load.bin | 1 +<br>
nvidia/gm204/acr/ucode_unload.bin | 1 +<br>
nvidia/gm204/gr/fecs_bl.bin | 1 +<br>
nvidia/gm204/gr/fecs_data.bin | Bin 0 -> 1968 bytes<br>
nvidia/gm204/gr/fecs_inst.bin | 1 +<br>
nvidia/gm204/gr/fecs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm204/gr/gpccs_bl.bin | 1 +<br>
nvidia/gm204/gr/gpccs_data.bin | Bin 0 -> 2056 bytes<br>
nvidia/gm204/gr/gpccs_inst.bin | 1 +<br>
nvidia/gm204/gr/gpccs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm204/gr/sw_bundle_init.bin | 1 +<br>
nvidia/gm204/gr/sw_ctx.bin | 1 +<br>
nvidia/gm204/gr/sw_method_init.bin | 1 +<br>
nvidia/gm204/gr/sw_nonctx.bin | 1 +<br>
nvidia/gm206/acr/bl.bin | 1 +<br>
nvidia/gm206/acr/ucode_load.bin | Bin 0 -> 10144 bytes<br>
nvidia/gm206/acr/ucode_unload.bin | Bin 0 -> 1440 bytes<br>
nvidia/gm206/gr/fecs_bl.bin | 1 +<br>
nvidia/gm206/gr/fecs_data.bin | Bin 0 -> 1968 bytes<br>
nvidia/gm206/gr/fecs_inst.bin | 1 +<br>
nvidia/gm206/gr/fecs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm206/gr/gpccs_bl.bin | 1 +<br>
nvidia/gm206/gr/gpccs_data.bin | Bin 0 -> 2056 bytes<br>
nvidia/gm206/gr/gpccs_inst.bin | 1 +<br>
nvidia/gm206/gr/gpccs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm206/gr/sw_bundle_init.bin | 1 +<br>
nvidia/gm206/gr/sw_ctx.bin | 1 +<br>
nvidia/gm206/gr/sw_method_init.bin | 1 +<br>
nvidia/gm206/gr/sw_nonctx.bin | 1 +<br>
nvidia/gm20b/acr/bl.bin | Bin 0 -> 832 bytes<br>
nvidia/gm20b/acr/ucode_load.bin | Bin 0 -> 18592 bytes<br>
nvidia/gm20b/gr/fecs_bl.bin | Bin 0 -> 576 bytes<br>
nvidia/gm20b/gr/fecs_data.bin | Bin 0 -> 1964 bytes<br>
nvidia/gm20b/gr/fecs_inst.bin | Bin 0 -> 17021 bytes<br>
nvidia/gm20b/gr/fecs_sig.bin | Bin 0 -> 76 bytes<br>
nvidia/gm20b/gr/gpccs_data.bin | Bin 0 -> 2068 bytes<br>
nvidia/gm20b/gr/gpccs_inst.bin | Bin 0 -> 9964 bytes<br>
nvidia/gm20b/gr/sw_bundle_init.bin | Bin 0 -> 7616 bytes<br>
nvidia/gm20b/gr/sw_ctx.bin | Bin 0 -> 5448 bytes<br>
nvidia/gm20b/gr/sw_method_init.bin | 1 +<br>
nvidia/gm20b/gr/sw_nonctx.bin | Bin 0 -> 1432 bytes<br>
58 files changed, 81 insertions(+), 1 deletion(-)<br>
create mode 100644 nvidia/gm200/acr/bl.bin<br>
create mode 100644 nvidia/gm200/acr/ucode_load.bin<br>
create mode 100644 nvidia/gm200/acr/ucode_unload.bin<br>
create mode 100644 nvidia/gm200/gr/fecs_bl.bin<br>
create mode 100644 nvidia/gm200/gr/fecs_data.bin<br>
create mode 100644 nvidia/gm200/gr/fecs_inst.bin<br>
create mode 100644 nvidia/gm200/gr/fecs_sig.bin<br>
create mode 100644 nvidia/gm200/gr/gpccs_bl.bin<br>
create mode 100644 nvidia/gm200/gr/gpccs_data.bin<br>
create mode 100644 nvidia/gm200/gr/gpccs_inst.bin<br>
create mode 100644 nvidia/gm200/gr/gpccs_sig.bin<br>
create mode 100644 nvidia/gm200/gr/sw_bundle_init.bin<br>
create mode 100644 nvidia/gm200/gr/sw_ctx.bin<br>
create mode 100644 nvidia/gm200/gr/sw_method_init.bin<br>
create mode 100644 nvidia/gm200/gr/sw_nonctx.bin<br>
create mode 120000 nvidia/gm204/acr/bl.bin<br>
create mode 120000 nvidia/gm204/acr/ucode_load.bin<br>
create mode 120000 nvidia/gm204/acr/ucode_unload.bin<br>
create mode 120000 nvidia/gm204/gr/fecs_bl.bin<br>
create mode 100644 nvidia/gm204/gr/fecs_data.bin<br>
create mode 120000 nvidia/gm204/gr/fecs_inst.bin<br>
create mode 100644 nvidia/gm204/gr/fecs_sig.bin<br>
create mode 120000 nvidia/gm204/gr/gpccs_bl.bin<br>
create mode 100644 nvidia/gm204/gr/gpccs_data.bin<br>
create mode 120000 nvidia/gm204/gr/gpccs_inst.bin<br>
create mode 100644 nvidia/gm204/gr/gpccs_sig.bin<br>
create mode 120000 nvidia/gm204/gr/sw_bundle_init.bin<br>
create mode 120000 nvidia/gm204/gr/sw_ctx.bin<br>
create mode 120000 nvidia/gm204/gr/sw_method_init.bin<br>
create mode 120000 nvidia/gm204/gr/sw_nonctx.bin<br>
create mode 120000 nvidia/gm206/acr/bl.bin<br>
create mode 100644 nvidia/gm206/acr/ucode_load.bin<br>
create mode 100644 nvidia/gm206/acr/ucode_unload.bin<br>
create mode 120000 nvidia/gm206/gr/fecs_bl.bin<br>
create mode 100644 nvidia/gm206/gr/fecs_data.bin<br>
create mode 120000 nvidia/gm206/gr/fecs_inst.bin<br>
create mode 100644 nvidia/gm206/gr/fecs_sig.bin<br>
create mode 120000 nvidia/gm206/gr/gpccs_bl.bin<br>
create mode 100644 nvidia/gm206/gr/gpccs_data.bin<br>
create mode 120000 nvidia/gm206/gr/gpccs_inst.bin<br>
create mode 100644 nvidia/gm206/gr/gpccs_sig.bin<br>
create mode 120000 nvidia/gm206/gr/sw_bundle_init.bin<br>
create mode 120000 nvidia/gm206/gr/sw_ctx.bin<br>
create mode 120000 nvidia/gm206/gr/sw_method_init.bin<br>
create mode 120000 nvidia/gm206/gr/sw_nonctx.bin<br>
create mode 100644 nvidia/gm20b/acr/bl.bin<br>
create mode 100644 nvidia/gm20b/acr/ucode_load.bin<br>
create mode 100644 nvidia/gm20b/gr/fecs_bl.bin<br>
create mode 100644 nvidia/gm20b/gr/fecs_data.bin<br>
create mode 100644 nvidia/gm20b/gr/fecs_inst.bin<br>
create mode 100644 nvidia/gm20b/gr/fecs_sig.bin<br>
create mode 100644 nvidia/gm20b/gr/gpccs_data.bin<br>
create mode 100644 nvidia/gm20b/gr/gpccs_inst.bin<br>
create mode 100644 nvidia/gm20b/gr/sw_bundle_init.bin<br>
create mode 100644 nvidia/gm20b/gr/sw_ctx.bin<br>
create mode 120000 nvidia/gm20b/gr/sw_method_init.bin<br>
create mode 100644 nvidia/gm20b/gr/sw_nonctx.bin<br>
_______________________________________________<br>
Nouveau mailing list<br>
<a moz-do-not-send="true"
href="mailto:Nouveau@lists.freedesktop.org" target="_blank">Nouveau@lists.freedesktop.org</a><br>
<a moz-do-not-send="true"
href="https://lists.freedesktop.org/mailman/listinfo/nouveau"
rel="noreferrer" target="_blank">https://lists.freedesktop.org/mailman/listinfo/nouveau</a><br>
</div>
<br>
<fieldset class="mimeAttachmentHeader"></fieldset>
<br>
<pre wrap="">_______________________________________________
OM-QA mailing list
<a class="moz-txt-link-abbreviated" href="mailto:OM-QA@ml.openmandriva.org">OM-QA@ml.openmandriva.org</a>
<a class="moz-txt-link-freetext" href="http://ml.openmandriva.org/mailman/listinfo/om-qa_ml.openmandriva.org">http://ml.openmandriva.org/mailman/listinfo/om-qa_ml.openmandriva.org</a>
</pre>
</blockquote>
<br>
<br>
</body>
</html>